Search
Now showing items 1-7 of 7
System formulation for parallel circuit analysis
(2015-06-16)
Advances in communication systems and VLSI circuits increase the performance requirements and complexity of circuits. During the design process, there is a need to perform computationally demanding numerical simulations ...
Design and Development of Dual Tuned 19F and 1H RF Birdcage Coils for Small Animal MRI at 3T
(2015)
Conventional proton (1H) magnetic resonance imaging (MRI) is generally insensitive to the
lung due to the low tissue density and other complicating factors. On the other hand, inhaled
inert fluorinated gas MRI is a ...
Vision-based control and autonomous landing of a VTOL-UAV
(2015-10-21)
In recent years the popularity of quadrotor unmanned aerial vehicles (UAVs) has increased. Today, UAVs are widely used by military and police forces for surveillance. They are used by industry for such tasks as traffic ...
A device for performing sonoporation on adherent cell cultures
(2015-06-15)
Sonoporation is a method for inducing a transient increase in the permeability of cell
membranes to otherwise impermeable compounds using ultrasound. This technique has
therapeutic potential as it allows for localized ...
Improving Performance of Transactional Applications through Adaptive Transactional Memory
(2015)
With the rise of chip multiprocessors (CMPs), it is necessary to use parallel programming to exploit computational power of CMPs. Traditionally, lock-based mechanisms have been used to synchronize shared variables in ...
Power-aware caches for GPGPUs
(2015)
In this thesis, we propose two optimization techniques to reduce power consumption in L1 caches (data, texture and constant), shared memory and L2 cache. The first optimization technique targets static power. Evaluation ...
Optimization of Software Transactional Memory through Linear Regression and Decision Tree
(2015)
Software Transactional Memory (STM) is a promising paradigm that facilitates programming for shared memory multiprocessors. In STM programs, synchronization of accesses to the shared memory locations is fully handled by ...