Show simple item record

Modeling and analysis of limit cycles in buck converters under PI control

dc.contributor.advisorNatarajan, Krishnamoorthy
dc.contributor.authorYektaii, Mahnaz
dc.date.accessioned2017-06-07T20:09:42Z
dc.date.available2017-06-07T20:09:42Z
dc.date.created2004
dc.date.issued2005
dc.identifier.urihttp://knowledgecommons.lakeheadu.ca/handle/2453/3284
dc.description.abstractA zero order hold equivalent discrete-time model of the buck converter for computing its large signal frequency-response is developed and experimentally verified. It is shown that with a dc bias and a sinusoidal variation of the input duty cycle, the frequency-response of the output voltage from the converter shifts from underdamped behaviour to damped behaviour with increasing amplitude of the input sinusoid. It is observed th at with a given dc input bias and a given input amplitude beyond the range of the state-space averaged small signal model, the converter behaviour varies from exclusively continuous inductor current mode at low frequencies to behaviour with continuous and discontinuous inductor current modes at high frequencies. The use of this sinusoidal input large signal frequency-response in predicting limit cycles induced by feedback of output voltage using proportional and integral controllers for such converters is studied. Experimental results confirming the use of this large signal frequency-response are presented. Also the use of large signal model in predicting the steady-state behaviour is studied.
dc.language.isoen_US
dc.subjectDC-to-DC converters
dc.subjectDiscrete-time systems
dc.subjectElectric current converters
dc.subjectStep-down (buck) converters
dc.titleModeling and analysis of limit cycles in buck converters under PI control
dc.typeThesis
etd.degree.nameMaster of Science
etd.degree.levelMaster
etd.degree.disciplineEngineering
etd.degree.grantorLakehead University


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record